募集要項

仕事内容: 外資系半導体メーカーでの募集です。
弱電回路設計のご経験のある方は歓迎です。
・Design analog and mixed signal circuits meeting architectural requirements and technical specifications
・Contribute to the architectural definition of the design and chip integration
・Perform calculations design and verification simulations to ensure building blocks meet specifications at the schematic level and after post layout extraction while fully provisioning for DFT and DFM
・Work closely with Layout Engineers to validate proper layout using all best known methods
・Document assigned blocks and hold preliminary and final design review meetings
・Actively participate in the chip bring up evaluation and characterization with emphasis on owned blocks
・Work cross functionally with Product Characterization Test and Application Engineers on issues related to owned circuit blocks
・Support other projects as needed by management or as business needs change

応募資格

必須: 【Qualifications Requirements】
・M.S. in Electrical Engineering or related field with minimum 15 years of related experience or Ph.D. in Electrical Engineering with minimum 12 years of related experience or Bachelor of Science with minimum 18 years of related experience.
・Excellent academic record with published research projects prototyped and proven in silicon
・Detailed knowledge of CMOS circuits and noise analysis
・Core expertise in one of the following areas:
　・Integer N and fractional N PLL
　・Sigma Delta ADCs
　・Temperature sensor
　・Analog and digital filters
　・Quartz or MEMS oscillator
　・Sub threshold circuits
　・Low noise regulator and bandgap
　・High speed output drivers
・Ability to oversee circuit layout for critical blocks
・Knowledge of …

フィットする人物像: JAC Recruitmentでは、担当コンサルタントが直接企業へ訪問。だからお伝えできることがあります。
面談の際に、採用担当者からお聞きした情報やコンサルタント自身が感じた選考のポイントを皆さまへお届けします。

会社概要